Epson LX-850 Specifications Page 166

  • Download
  • Add to my manuals
  • Print
  • Page
    / 176
  • Table of contents
  • TROUBLESHOOTING
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 165
REV.-A
Table A-5. NPD7810/7811 Port Functions
Pin
Signal Direction
Descriptions
1-8 PAO-7
In/Out
Port A 8-bit
1/0
with output latch.
1/0
possible with mode A (MA) register.
Output
HIGH.
9-16
PBO-7
In/Out
Port B 8-bit
1/0
with output latch.
1/0
possible with mode B (MB) register.
Output HIGH.
17-24
PCO-7
In/Out Port C 8-bit 1/0 with output latch. Port/control mode can be set by mode
control C
(MCC)
register. Output HIGH.
25 NMI
In
Non-maskable interrupt of the edge trigger (trailing edge).
26
INT
1
In
Maskable interrupt input of the edge trigger (leading edge). Also used
as the AC input zero cross detecting terminal.
27,29
MODE
In/Out 781 1: O = LOW and 1 = HIGH
1,0
7810 modes set according to external memory (see Table A-2).
28
RESET
In
LOW reset
30,31
X2,X1
. . .
Crystal connection for built-in clock pulse. When clock pulses are
supplied externally, input must be to X 1.
32
Vss
. . .
Supply voltage,
Vss,
OV
33 AV
SS .
Analog
Vss
34-41
ANO-7
In
8 analog inputs of the AID converter. AN7-4 can be used as the input
terminals to detect the leading edge and to set the test flag upon
detection of the trailing edge.
42
VAref
In
Reference voltage.
43 AVCC
. . .
Analog
Vcc
44
RD
out
Read strobe. LOW at the read machine cycle and at reset, HIGH at other
times.
45 WR
out
Write strobe. LOW during the write machine cycle and at reset, HIGH
at other times.
46
ALE
out
Address latch enable. Latches the lower B address bits to access external
memory.
47-54
PFO-7
Port F
781 1: Port bit-by-bit 1/0 possible by mode F register. In extension mode
gradual address output assignment is possible in accordance with the
size of external memory. See Table A-3.
78 10: By setting mode O and 1, assignment to the address bus (AB 15-8)
can be made in accordance with the size of the external memory. The
remaining terminals can be used as
1/0 ports.
See Table A-4.
55-62
PDO-7
Port D
781 1: Port bit-by-bit 1/0 possible. In extension mode, PD7-O acts as the
multiplexed address/data bus
(AD7-0).
78 10: Multiplexed address\data bus to access external memory.
63
V DD . . Supply voltage, VDD
+5V
64
Vcc
. . .
Supply voltage,
Vcc
+5V
A-5
Page view 165
1 ... 165 166 167 ... 176

Comments to this Manuals

No comments