Epson S1C33 Specifications Page 61

  • Download
  • Add to my manuals
  • Print
  • Page
    / 98
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 60
3 C33 Test Functions
S1C33 ASIC DESIGN GUIDE
EPSON
55
EMBEDDED ARRAY S1X50000 SERIES
3) Input logic level verification mode
P_X2SPDX (IP0) ... Fixed at the high level
P_EA10M1 (IP1) ... Fixed at either high or low (Either can be selected.)
P_EA10M0 (IP2) ... Fixed at the high level
Test pins ... High or low level input
P_BCLK ... Outputs a high or low level.
4) Special-purpose AC path measurement mode
P_X2SPDX (IP0) ... Fixed at the low level
P_EA10M1 (IP1) ... Data (high or low level) input
P_EA10M0 (IP2) ... Fixed at the high level
P_A1 ... Data (high or low level) output (the state of P_EA10M1)
<APF Format Example>
$RATE 100000
$STROBE 85000
$RESOLUTION 0.001ns
$NODE
P_RESETX IU 0
P_X2SPDX I 0
P_TST ID 0
P_OSC3 P 20000 50000
P_EA10M1 IU 0
P_EA10M0 I
P_BCLK O
P_A1 B 0
P_D15 B 75000
P_D14 B 75000
P_D13 B 75000
P_D12 B 75000
P_D11 B 75000
P_D10 B 75000
P_D9 B 75000
P_D8 B 75000
P_D7 B 75000
P_D6 B 75000
P_D5 B 75000
P_D4 B 75000
P_D3 B 75000
P_D2 B 75000
P_D1 B 75000
P_D0 B 75000
BIO1 B 0
OUT1 0
OUT1 0
$ENDNODE
Page view 60
1 2 ... 56 57 58 59 60 61 62 63 64 65 66 ... 97 98

Comments to this Manuals

No comments