Epson S1C33 Specifications Page 66

  • Download
  • Add to my manuals
  • Print
  • Page
    / 98
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 65
3 C33 Test Functions
60
EPSON
S1C33 ASIC DESIGN GUIDE
EMBEDDED ARRAY S1X50000 SERIES
3.3.2 Test Mode
In user circuit test mode, the clock, address, data, read, write, chip enable, and data bus direction
control signals can be controlled from external pins. This allows direct control of user circuits without
using C33 CPU operation.
The external pins function as follows in this test mode.
Caution: In user circuit test mode, system clock supply is stopped since the C33 core block
is stopped. Therefore, the test clock (P_CE10EX) must be used for clock supply
to the user circuit block in user test mode.
Figure 3.4 Clock Supply in User Circuit Test Mode
Table 3.3 User Circuit Test Mode External Pin Functions
External pin I/O Macro pin Function
P_A[17:0] In U_ADDR[17:0] Address input
P_RD_X In U_RD_X Read signal
P_WRL_X In U_WRL_X Low byte write signal
P_WRH_X In U_WRH_X High byte write signal
P_X2SPDX In - Data bus direction control: 1: Read (output), 0: Write (input)
P_D[15:0] I/O U_DOUT[15:0] Data input in write mode
U_DIN[15:0] Data output in read mode
P_CE10EX In U_BCLK Clock input
U_OSC1CLK (In user circuit test mode, all 5 pins function as P_CE10EX input.)
U_OSC3CLK
U_PLLCLK
U_BCUCLK
U_PERICLK
Table 3.4 Test Mode Signals in User Circuit Test Mode
Macro pin I/O Function
TST_USER Out Goes to 1 when the IC enters user circuit test mode.
U_BCLK
U_OSC1CLK
U_OSC3CLK
U_PLLCLK
U_BCUCLK
U_PERICLK
MUX
User clock
TST_USER
(Test mode signal)
(P_CE10EX)
Test clock
1
System clock
0
S
Page view 65
1 2 ... 61 62 63 64 65 66 67 68 69 70 71 ... 97 98

Comments to this Manuals

No comments